发明名称 |
Method and apparatus for enhancing input/output error analysis in hardware sub-systems |
摘要 |
A method, apparatus, and computer instructions for processing errors in a hierarchical hardware sub-system in the data processing system in which the hierarchical hardware sub-system includes a host processor bridge having a mapping registers section and a control and status registers section. In response to detecting an error freezing the mapping registers section in the host bridge, a component within the hierarchical hardware sub-system connected to the host bridge is identified to form a selected component. An address is written to a register within the control and status registers section of the host bridge in which the address is to an error register in the component. Data is read in response to a result from the address written in the register being placed in the control and status registers portion of the host bridge.
|
申请公布号 |
US2003172323(A1) |
申请公布日期 |
2003.09.11 |
申请号 |
US20020093436 |
申请日期 |
2002.03.07 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
MCINTOSH GORDON D.;MAI-SIMPSON SOPHIA |
分类号 |
H04L1/22;(IPC1-7):H04L1/22 |
主分类号 |
H04L1/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|