发明名称 DESIGN VERIFICATION SYSTEM, METHOD, AND PROGRAM
摘要 PROBLEM TO BE SOLVED: To easily verify the appropriateness of G/V connection by automatically detecting nonconformity between connection information of a net list and the definition of a component library. SOLUTION: A NOPOW type component selecting means 21 produces NOPOW type library use component information 31 for the components used in the net list 11 based on a NOPOW type component selection rule 13. A POW type library selecting means 22 produces corresponding POW type library name information 32 including corresponding information between NOPOW type library names and POW type library names from a component library 12, a POW type library selection rule 14, and the NOPOW type library use component information 31. G/V pin assignment verification means 23 produces difference information 40 including the difference between the net list 11 and the definition from the component library 12, the NOPOW type library use component information 31, and the corresponding POW type library name information 32. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003223477(A) 申请公布日期 2003.08.08
申请号 JP20020020190 申请日期 2002.01.29
申请人 NEC CORP 发明人 KUMAZAKI MASAHITO
分类号 G06F17/50;H01L21/82;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利