发明名称 REGENERATION OF PROGRAM CLOCK REFERENCE DATA FOR MPEG TRANSPORT STREAMS
摘要 A system for providing an accurate time reference for multiple input and output digital video signals of a transcoder that is particularly suited for use with MPEG data. The multiple streams are synchronized with a single master system time clock at the transcoder. Timing data from the master clock is compared to timing data from packets that are input to the transcoder to determine an offset. In particular, timing data, such as a program clock reference (PCR) field, is recovered from packets of different channels that are input to the transcoder. For each channel, timing data is then provided for packets that are output from the transcoder based on the offset and timing data of the master clock at the respective output times. In particular, the adjusted timing data is determined as a sum of the offset and an associated hardware error, less a delay (PcrSysDly) associated with the transcoder, which includes a lookahead delay and a buffer delay. The associated hardware error represents an error of the master clock and/or a system time clock of an encoder that encoded the particular channel.
申请公布号 KR20030061808(A) 申请公布日期 2003.07.22
申请号 KR20037004129 申请日期 2003.03.21
申请人 发明人
分类号 H04N7/26;H04N21/2343;H04N21/236;H04N21/2365 主分类号 H04N7/26
代理机构 代理人
主权项
地址