发明名称 |
Method and apparatus for determining parasitic capacitances in an integrated circuit |
摘要 |
A method of determining a capacitance for use in a circuit simulation is provided. The method may include determining a test structure capacitance of a test structure, simulating a design structure, extracting a design structure capacitance of the simulated design structure, and calculating a parasitic capacitance of the design structure. Calculating the parasitic capacitance may comprise deducting the test structure capacitance from the design structure capacitance.
|
申请公布号 |
US2003122123(A1) |
申请公布日期 |
2003.07.03 |
申请号 |
US20010039484 |
申请日期 |
2001.12.31 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
DENG XIAOWEI;GALLIA JAMES DAVID |
分类号 |
G06F17/50;H01L23/544;(IPC1-7):H01L23/58 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|