发明名称 |
Dram technology compatible processor/memory chips |
摘要 |
The present invention includes a programmable logic array having a first logic plane that receives a number of input signals. The first logic plane has a plurality of non-volatile memory cells arranged in rows and columns that are interconnected to provide a number of logical outputs. A number of non-volatile memory cells arranged in rows and columns of a second logic plane receive the outputs of the first logic plane and are interconnected to produce a number of logical outputs such that the programmable logic array implements a logical function. Each non-volatile memory cell includes a MOSFET. Each non-volatile memory cell includes a stacked capacitor formed according to a DRAM process. Each nonvolatile memory cell includes an electrical contact that couples the stacked capacitor to a gate of the MOSFET. The present invention also includes methods for producing the Ics and arrays. |
申请公布号 |
US2002176314(A1) |
申请公布日期 |
2002.11.28 |
申请号 |
US20020191332 |
申请日期 |
2002.07.09 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
FORBES LEONARD;CLOUD EUGENE H.;NOBLE WENDELL P. |
分类号 |
G11C16/04;H01L21/8242;H03K19/177;(IPC1-7):G11C8/00 |
主分类号 |
G11C16/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|