发明名称 Substrate-level DC bus design to reduce module inductance
摘要 A DC bus for use in a power module includes a positive DC conductor bus plate parallel with a negative DC conductor bus plate. The positive bus and negative bus permit counter-flow of currents, thereby canceling magnetic fields and their associated inductances, and the positive and negative bus are connectable to the center portion of a power module.
申请公布号 US2002118560(A1) 申请公布日期 2002.08.29
申请号 US20010957568 申请日期 2001.09.20
申请人 AHMED SAYEED;PARKHILL SCOTT;FLETT FRED;MALY DOUGLAS 发明人 AHMED SAYEED;PARKHILL SCOTT;FLETT FRED;MALY DOUGLAS
分类号 H01L23/66;H01L25/07;H05K1/02;H05K1/03;(IPC1-7):H02M1/00 主分类号 H01L23/66
代理机构 代理人
主权项
地址