发明名称 |
Scratchpad RAM memory accessible in parallel to a primary cache |
摘要 |
A low-latency scratchpad RAM memory system is disclosed. The scratchpad RAM memory system can be accessed in parallel to a primary cache. Parallel access to the scratchpad RAM memory can be designed to be independent of a corresponding cache tag RAM, thereby enabling the scratchpad RAM memory to be sized to any specification, independent of the size of the primary cache data RAMs.
|
申请公布号 |
US6430655(B1) |
申请公布日期 |
2002.08.06 |
申请号 |
US20000494488 |
申请日期 |
2000.01.31 |
申请人 |
MIPS TECHNOLOGIES, INC. |
发明人 |
COURTRIGHT DAVID A.;KINTER RYAN C. |
分类号 |
G06F12/08;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|