发明名称 VOLTAGE CLAMPING CIRCUIT
摘要 A voltage clamping circuit includes a PIN diode with a first end connected to a signal line, a capacitor connected between ground and a second end of the PIN diode; and a reference voltage applied to a junction of the PIN diode and the capacitor. Dual arrangements of the clamping circuit may be used to limit a voltage on the signal line within a desired range. The voltage clamping circuit is effective for protecting RF power transistors from overdrive conditions while operating at frequencies above 300 MHz and power levels in excess of 50 watts. The voltage clamping circuit has minimal adverse impact on circuit operation and efficiency. Specific examples include a power oscillator providing over 170 RF watts at above 700 MHz with the voltage clamping circuit providing protection from destructive feedback.
申请公布号 WO0223692(A3) 申请公布日期 2002.06.27
申请号 WO2001US26022 申请日期 2001.09.12
申请人 FUSION LIGHTING, INC.;GITSEVICH, ALEKSANDR;MACLENNAN, DONALD A. 发明人 GITSEVICH, ALEKSANDR;MACLENNAN, DONALD A.
分类号 H03G11/02;H03B1/02;H03B1/04;H03B5/18;H03F1/52 主分类号 H03G11/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利