发明名称 Position check mark
摘要 A mark structure (100) consists of a gate oxide film (102) formed on a semiconductor substrate (101), a gate wiring layer (103) formed on the gate oxide film (102), an insulating film (104) formed on the gate wiring layer (103) and a sidewall (105) formed in contact with side surfaces of the insulating film (104), the gate wiring layer (103) and the gate oxide film (102). An opaque bit line layer (113) is formed of a polycide consisting of a doped polysilicon layer (1131) and a tungsten silicide layer (1132), extending from on the interlayer insulating film (107) to on the mark structure (100). With this structure, a semiconductor device which allows measurement of alignment mark and overlay check mark with high precision in a lithography process, has no structure unnecessary for a mark and suppresses creation of extraneous matter in a process of manufacturing a semiconductor device to prevent deterioration in manufacturing process yield and a method of manufacturing the semiconductor device can be provided.
申请公布号 US6376924(B1) 申请公布日期 2002.04.23
申请号 US20000484066 申请日期 2000.01.18
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 TOMITA KAZUO;UENO ATSUSHI
分类号 H01L21/768;H01L21/027;H01L21/28;H01L21/8242;H01L23/544;H01L27/108;(IPC1-7):H01L23/544 主分类号 H01L21/768
代理机构 代理人
主权项
地址
您可能感兴趣的专利