发明名称 |
Method and an integrated circuit for controlling access of at least two masters to a common bus |
摘要 |
In this method, access to the bus is controlled by a policy assigning graded priorities to the various masters so that a new priority master succeeds a current master on the bus as soon as that current master leaves the bus. The priority assignment policy is implemented by logic gates integrated into a circuit, for example an application-specific integrated circuit. Each master is assigned a time slot for occupying the bus, said slot constituting a modifiable parameter specific to the master to which it is assigned. The priority assignment policy is preferably a last recently used policy whereby the highest priority level is assigned to the least recently used master.
|
申请公布号 |
US2001020257(A1) |
申请公布日期 |
2001.09.06 |
申请号 |
US20010796654 |
申请日期 |
2001.03.02 |
申请人 |
BERTHAUD OLIVIER;EYZAT GILLES |
发明人 |
BERTHAUD OLIVIER;EYZAT GILLES |
分类号 |
G06F13/362;(IPC1-7):G06F13/36 |
主分类号 |
G06F13/362 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|