发明名称 |
Multiprocessor system bus with a data-less castout mechanism |
摘要 |
A method and apparatus for casting out data within a cache memory hierarchy for a data processing system is disclosed. The data processing system has multiple processing units, each of the processing units having a multi-level cache memory hierarchy. In response to a castout write request from a cache memory to a non-inclusive lower-level cache memory within a cache memory hierarchy, the data transfer is aborted if the lower-level cache memory already has a copy of the data of the castout write. The coherency state of the lower-level cache memory is then updated, if necessary.
|
申请公布号 |
US6282615(B1) |
申请公布日期 |
2001.08.28 |
申请号 |
US19990437044 |
申请日期 |
1999.11.09 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ARIMILLI RAVI KUMAR;ARIMILLI LAKSHMINARAYANA BABA;FIELDS, JR. JAMES STEPHEN;GHAI SANJEEV |
分类号 |
G06F12/08;(IPC1-7):G06F12/02 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|