发明名称 |
Semi-conductor test system has a test head that can be used with different test device modules for use with DUTs of different performance and clocking properties, |
摘要 |
Test system comprises a test head for reception of two or more test device modules with different capacities, a device for electrically connecting the test device module to the device under test (DUT) and a main computer that controls data exchange between the test device modules and overall operation of the test system. Typically one test module will be a high performance, high time resolution device, while a second test module will be a low performance, low time resolution module. The device for connecting test device modules and a DUT includes a performance board and a connection mechanism. Each event testing module has its own test device circuit board. |
申请公布号 |
DE10053878(A1) |
申请公布日期 |
2001.06.28 |
申请号 |
DE2000153878 |
申请日期 |
2000.10.31 |
申请人 |
ADVANTEST CORP., TOKIO/TOKYO |
发明人 |
SUGAMORI, SHIGERU;RAJSUMAN, ROCHIT |
分类号 |
G01R31/28;G01R31/26;G01R31/3183;G01R31/319;(IPC1-7):G01R31/318;G01R31/318 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|