发明名称 |
Semiconductor memory circuit and redundancy control method |
摘要 |
In a semiconductor memory device having redundant memory cells and sense amplifiers, when a redundant memory cell is accessed in place of a defective memory cell, the sense amplifier to which the defective memory cell is coupled and the redundant sense amplifier to which redundant memory cell is coupled are both activated simultaneously. Access to the defective memory cell is redirected to the redundant memory cell by switching data paths on a data bus to which both sense amplifiers are coupled. High-speed access is possible, because activation of the sense amplifiers and switching of the data paths take place concurrently.
|
申请公布号 |
US6201744(B1) |
申请公布日期 |
2001.03.13 |
申请号 |
US19990317105 |
申请日期 |
1999.05.24 |
申请人 |
OKI ELECTRIC INDUSTRY CO., LTD |
发明人 |
TAKAHASHI KAZUHIKO |
分类号 |
G11C11/401;G11C29/00;G11C29/04;(IPC1-7):G11C13/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|