发明名称 |
MOS integrated circuit device operating with low power consumption |
摘要 |
In accordance with selection signals corresponding to an operation mode from a mode detection circuit, the voltage levels of back gate voltages applied to the back gates of MOS transistors included in internal circuitry are selected, by the selection signals, among the voltages from voltage generation circuits for generating a plurality of voltages having different voltage levels. The threshold voltage and the drive current of the MOS transistor are adjusted in accordance with the operation mode, and the semiconductor integrated circuit device which operates at high speed with low current consumption can be achieved.
|
申请公布号 |
US6097113(A) |
申请公布日期 |
2000.08.01 |
申请号 |
US19980084949 |
申请日期 |
1998.05.28 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TERAOKA, EIICHI;YOSHIDA, TOYOHIKO |
分类号 |
H01L29/78;G11C11/408;H01L21/8238;H01L27/092;H03F1/02;H03K19/00;H03K19/094;(IPC1-7):H01H47/00 |
主分类号 |
H01L29/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|