Interrupt processing during iterative instruction execution

摘要

A processing engine comprises an instruction decode register adapted to buffer a complete instruction pending decode thereof, and a decode mechanism configured to decode instructions. The processing engine is responsive to a repeat instruction to repeat execution of a subsequent instruction and further responsive to an interrupt signal to interrupt said repeat execution of said subsequent instruction. <IMAGE>