摘要 |
A frame buffer control circuit interchanges at least one row address bit with at least one column address bit. In operations such as access to bit-mapped character data, the interchange reduces the number of different row addresses that have to be generated, thereby speeding up access to the frame buffer.
|