摘要 |
Process and apparatus for reducing termination resistors on a CPU data bus and a CPU address bus. The reduced termination resistors are switched in, such as by a transistor switch or other switch, only during read operations when a CPU is receiving data from its bus or a CPU data bus only during hold acknowledge cycles. This increases the speed of the buses and allows the buses to be operation dependent. Further, power can be reduced during certain busing operations, resulting in cooler running and more reliable operations. Uses for adaptive termination includes microprocessor buses for data lines, address lines and control lines; peripheral devices for matching impedance to cable; and D/A converters. Variations on the device includes pull-up, pull-down, multiple levels/strengths, programmable with EPROM type cell, multiple units in the same package, and multiple values in the same package.
|