发明名称 DIGITALLY CONTROLLED OSCILLATION CIRCUIT AND PLL CIRCUIT
摘要 PROBLEM TO BE SOLVED: To obtain a circuit where an oscillation frequency range is wide and a shift is smooth by executing delay for the portion of a delay time by means of a setting signal, outputting a first delay signal from a first signal and the second delay signal from the second signal and changing-over a first output signal from a first level into the second one by means of the first delay signal and the second output signal from the second level into the first level to output them. SOLUTION: The first delay circuit 11 of a digitally controlled oscillation circuit 10 delays a first pulse signal S1 by a first change-over detecting circuit 15 for the portion of the delay time which is set by a control signal S13 by a first storage circuit 13 so as to output it as the first delay signal S2 . The second delay circuit 12 delays the second pulse signal R1 by the second change- over detecting circuit 16 for the portion of the delay time which is set by the control signal S14 by the second storage circuit 14 so as to output it as the second delay signal R2. The first and second delay circuits 11 and 12 are plurally provided in accordance with the number of bits in the control signal, for example.
申请公布号 JPH1188125(A) 申请公布日期 1999.03.30
申请号 JP19970238069 申请日期 1997.09.03
申请人 SONY CORP 发明人 YANAGIUCHI HIROSHI
分类号 G11C11/4076;H03K3/03;H03K5/13;H03K5/131;H03L7/099 主分类号 G11C11/4076
代理机构 代理人
主权项
地址
您可能感兴趣的专利