发明名称 SAMPLING CONVERTER
摘要 <p>PROBLEM TO BE SOLVED: To provide interleaved video signals in the digital circuit of a small scale by obtaining horizontal synchronizing signals from non-standard composite video signals by an arithmetic operation. SOLUTION: A color burst lock clock generation means 5 generates color burst lock clocks CK(C) locked to color burst signals P7(C) from a synchronizing separation means 7. A Y-C separation means 3 separates digital composite video signals S2 from an A/D conversion means 2 into luminance signals Y3 and chrominance signals C3. A re-sample coefficient generation means 6 generates re-sample coefficients K and (1-K) based on the luminance signals Y3 and timing pulses P8 from a timing pulse generation means 8. A re-sample means 4 level-corrects the luminance signals Y3 and the chrominance signals C3 by the re-sample coefficients K and (1-K) and outputs the digital luminance signals Y and chrominance signals C for which frequency interleaving is restored.</p>
申请公布号 JPH1070737(A) 申请公布日期 1998.03.10
申请号 JP19960225556 申请日期 1996.08.27
申请人 VICTOR CO OF JAPAN LTD 发明人 TAKAGUCHI TATSUYOSHI;UCHIDA TOMOAKI
分类号 H04N11/04;H04N9/455;(IPC1-7):H04N11/04 主分类号 H04N11/04
代理机构 代理人
主权项
地址