发明名称 Selective electroless copper deposited interconnect plugs for ULSI applications
摘要 A method or utilizing electroless copper deposition to selectively form encapsulated copper plugs to connect conductive regions on a semiconductor. A via opening in an inter-level dielectric (ILD) provides a path for connecting two conductive regions separated by the ILD. Once the underlying metal layer is exposed by the via opening, a SiN or SiON dielectric encapsulation layer is formed along the sidewalls of the via. Then, a contact displacement technique is used to form a thin activation layer of copper on a barrier metal, such as TiN, which is present as a covering layer on the underlying metal layer. After the contact displacement of copper on the barrier layer at the bottom of the via, an electroless copper deposition technique is then used to auto-catalytically deposit copper in the via. The electroless copper deposition continues until the via is almost filled, but leaving sufficient room at the top in order to form an upper encapsulation layer. The SiN or SiON sidewalls, the bottom barrier layer and the cap barrier layer function to fully encapsulate the copper plug in the via. The plug is then annealed.
申请公布号 US5674787(A) 申请公布日期 1997.10.07
申请号 US19960587263 申请日期 1996.01.16
申请人 SEMATECH, INC.;CORNELL RESEARCH FOUNDATION INC;INTEL CORP 发明人 ZHAO, BIN;VASUDEV, PRAHALAD K.;DUBIN, VALERY M.;SHACHAM-DIAMAND, YOSEF;TING, CHIU H.
分类号 H01L21/288;H01L21/768;(IPC1-7):H01L21/28 主分类号 H01L21/288
代理机构 代理人
主权项
地址