发明名称 |
Digital phase locked loop with a digital voltage controlled oscillator in a recording information reproducing apparatus |
摘要 |
A digital PLL circuit in a recording information reproducing apparatus, wherein a sampled value is obtained by A/D converting a read signal read from a recording medium at a sampling timing according to a reproduction clock signal, a phase error occurring in the read signal is detected on the basis of the sampled value, an oscillation data signal sequence whose data value increases or decreases at a changing period corresponding to the phase error is generated, the oscillation data signal sequence is converted to an analog signal, an oscillation signal is formed, and a signal obtained by converting the oscillation signal to a square wave is set to a reproduction clock signal for sampling.
|
申请公布号 |
US5663945(A) |
申请公布日期 |
1997.09.02 |
申请号 |
US19950571241 |
申请日期 |
1995.12.12 |
申请人 |
PIONEER ELECTRONIC CORPORATION |
发明人 |
HAYASHI, HIDEKI;UMEZAWA, MASARU |
分类号 |
G11B7/005;G11B20/14;H03L7/06;H03L7/091;H03L7/093;H03L7/099;(IPC1-7):H03L7/08;G11B7/00 |
主分类号 |
G11B7/005 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|