发明名称 HANDOTAISOCHI
摘要 An input terminal and an input protective resistor of an N-type diffusion layer connected thereto are provided on a P-type semiconductor substrate. First and second N-type MOS transistors for internal circuit are connected to a grounding wiring at respective source diffusion layers. The first MOS transistor is located at closer distance from the input protective resister than the second MOS transistor. The source diffusion layer of the first MOS transistor and the grounding wiring are connected via a high melting point metal layer wiring, such as a tungsten silicide or so forth to increase a resistance to improve electrostatic breakdown potential. Accordingly, the distance between the input protective resistor and the first MOS transistor can be made smaller to eliminate dead space around the input protective resistor to enable reduction of a chip area. <IMAGE>
申请公布号 JP2638537(B2) 申请公布日期 1997.08.06
申请号 JP19950002319 申请日期 1995.01.11
申请人 NIPPON DENKI KK 发明人 NARITA KAORU
分类号 H01L21/822;H01L21/8234;H01L21/8238;H01L27/02;H01L27/04;H01L27/088;H01L27/092;(IPC1-7):H01L27/04;H01L21/823 主分类号 H01L21/822
代理机构 代理人
主权项
地址