Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor

摘要

A digital computer system having a "smart" cache controller that permits the system to take advantage of CPU address pipelining while minimizing the performance impact of a pipelined cache read miss in a system with a relatively low hit ratio such as a direct mapped cache.