| 摘要 |
<p>An integrated processor is provided that includes a CPU core, a cache memory, and a cache controller coupled to a local bus via a local bus interface. The integrated processor further includes a memory controller for coupling a system memory to the local bus, and a bus interface unit for coupling external peripheral devices to the local bus. The cache controller includes an address tag and state logic circuit which keeps track of a physical address in the system memory which corresponds to each entry within the cache memory. The address tag and state logic circuit further contains state information that indicates whether each cache line is valid and/or dirty. The cache controller further includes a snoop control circuit which monitors the local bus to determine whether a memory cycle has been executed by an alternate bus master. During such a memory cycle of an alternate bus master, a comparator circuit determines whether a cache hit has occurred. If a cache read hit occurs with respect to a dirty cache line, the cache controller asserts an inhibit signal which causes the memory controller to ignore the cycle. The read request is instead serviced by the cache controller by providing the requested data from the cache memory to the local bus 112. If a cache write operation occurs, the data is written into the system memory via the system memory controller, and the data is concurrently latched into the corresponding line of the cache memory. The status of the cache line may further be updated to clean if the data transfer encompassed a complete cache line. <MATH></p> |
