摘要 |
<p>A four-transistor memory cell having a cross coupled transistors (Q10, Q11) and a pair of pass gates (Q12, Q13) is disclosed. The four-transistor memory cell is refreshed by charge transfer between the bit lines (BL, BL#) and the internal node (90, 92) during bit line precharge.</p> |