发明名称 |
System with reduced instruction set processor accessing plural memories at different speeds using bank interleaving |
摘要 |
A data processor adopts a CPU that is represented by an RISC type CPU and capable of processing one instruction in one clock cycle. The data processor has an instruction bus and a data bus independently of each other and includes an EPROM connected to the instruction bus and a DRAM connected to the data bus. The RISC type CPU accesses the EPROM with no wait states and the DRAM with one wait state.
|
申请公布号 |
US5386537(A) |
申请公布日期 |
1995.01.31 |
申请号 |
US19910766524 |
申请日期 |
1991.09.27 |
申请人 |
MINOLTA CAMERA KABUSHIKI KAISHA |
发明人 |
ASANO, EIJI |
分类号 |
G06F9/38;G06F15/78;(IPC1-7):G06F13/00 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|