发明名称 |
ALGORITHMIC A/D CONVERTER WITH DIGITALLY CALIBRATED OUTPUT |
摘要 |
A multistage pipelined algorithmic A/D converter (34, 36) is digitally calibrated to avoid errors due to charge injection, offset and capacitor mismatch. The degree of capacitor mismatch is determined through a sequence of measurements for each stage to be calibrated. After the measurements are made the values are stored in a memory device for use during subsequent conversions to cancel the errors due to offset and capacitor mismatch. |
申请公布号 |
WO9427373(A1) |
申请公布日期 |
1994.11.24 |
申请号 |
WO1994US05373 |
申请日期 |
1994.05.12 |
申请人 |
ANALOG DEVICES, INCORPORATED |
发明人 |
LEE, HAE-SEUNG |
分类号 |
H03M1/10;H03M1/44;(IPC1-7):H03M1/10;H03M1/06 |
主分类号 |
H03M1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|