发明名称 Multiprocessor system having local write cache within each data processor node
摘要 A multiprocessor data processing system (10), and a method of operating same, so as to provide efficient bandwidth utilization of shared system resources (24, 26). The system includes a plurality of processor nodes, each of which includes a data processor (22a, 28a). A first step of a method buffers data written by a data processor to a first bus (23a), prior to the data being transmitted to a second bus (32). Also buffered are byte enable (BE) signals generated by the data processor in conjunction with the data written by the data processor. A next step performs a main memory (26) write operation by transmitting the buffered data to the second bus; responsive to the stored BE signals, also transmitting a control signal for indicating if a memory write is to be accomplished as a read-modify-write (RMW) type of memory operation; and transmitting the stored BE signals to the second bus. A further step couples the data, the RMW signal, and the BE signals from the second bus to a third bus (24) for reception by the main memory.
申请公布号 US5327570(A) 申请公布日期 1994.07.05
申请号 US19910734432 申请日期 1991.07.22
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 FOSTER, DAVID J.;GARCIA, ARMANDO;PEARSON, ROBERT B.
分类号 G06F13/00;G06F13/36;G06F13/40;G06F15/16;(IPC1-7):G06F9/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址