发明名称 IDENTIFICATION CIRCUIT
摘要 <p>PURPOSE:To discriminate a wide aspect ID code as well as a discrimination signal (L/S). CONSTITUTION:An L/S signal from a D-FF is inputted to 4-stages of shift registers 48 and each shift register 48 shifts the signal by one stage for one period of a control signal. An output of each stage is inputted to an XOR circuit section 50, in which XOR processing is implemented and outputs from XOR circuits 50e-50h are ANDed by an AND circuit 52, from which a wide aspect ID code is outputted. The output of the AND circuit 52 is inputted to each of 5-stages shift registers 54 each shifting the signal by one stage for 1/2 period of the control signal and the wide aspect ID code is confirmed by an AND circuit 58 receiving outputs of the stages.</p>
申请公布号 JPH06113263(A) 申请公布日期 1994.04.22
申请号 JP19920262522 申请日期 1992.09.30
申请人 SANYO ELECTRIC CO LTD 发明人 YAMAZAKI YUICHI
分类号 G11B5/027;G11B15/087;G11B27/28;H04N5/783;H04N5/91;H04N5/93;(IPC1-7):H04N5/93 主分类号 G11B5/027
代理机构 代理人
主权项
地址