发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT MANUFACTURING MASK
摘要 PURPOSE:To obtain a semiconductor integrated circuit manufacturing mask which is capable of forming either of an inverted circuit pattern or a non- inverted circuit pattern on a wafer by turning a piece of mask upside down. CONSTITUTION:For the formation of semiconductor chips on a wafer, a semiconductor chip circuit pattern 3a and aligning marks 4a and 9a required for alignment carried out between wafer manufacturing processes are formed on glass substrates where a light shading thin film is applied to serve as masks, where aligning marks formed by laterally inverting the aligning marks 4a and 9a like mirror images are arranged on the masks besides a circuit, pattern and aligning marks. Letters used for recognizing that a mask is laid making its front side face upward or downward and other letters used for recognizing that a circuit pattern inside a semiconductor chip is inverted or non-inverted are arranged on the mask. Furthermore, another glass substrate is bonded to the surface of the glass substrate where a light, shading thin film has been applied.
申请公布号 JPH05251296(A) 申请公布日期 1993.09.28
申请号 JP19920050460 申请日期 1992.03.09
申请人 MITSUBISHI ELECTRIC CORP 发明人 NAKINO KATSUMI
分类号 G03F1/42;G03F9/00;H01L21/02;H01L21/027 主分类号 G03F1/42
代理机构 代理人
主权项
地址