CAD DEVICE FOR DESIGNING FLOOR PLAN OF SEMICONDUCTOR INTEGRATED CIRCUIT,申请号JP19890225021-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	CAD DEVICE FOR DESIGNING FLOOR PLAN OF SEMICONDUCTOR INTEGRATED CIRCUIT
摘要
申请公布号	JPH0388072(A)	申请公布日期	1991.04.12
申请号	JP19890225021	申请日期	1989.08.31
申请人	TOSHIBA CORP	发明人	OKAZAKI NOBUO
分类号	H01L21/822;G06F17/50;H01L21/82;H01L27/04	主分类号	H01L21/822
代理机构		代理人
主权项
地址

您可能感兴趣的专利

TGFbeta1-inhibitor peptides

Kv10.1, a novel voltage-gated potassium channel from human brain

Method for producing an L-amino acid by enhancing expression of the yfiK gene in an Escherichia bacterium

Optical beam steering and sampling apparatus and method

Method for preparing thiomethylphenols

Printing and display device incorporating a multi-sheet feeder

Discharge head of image forming apparatus with piezoelectric body for generating and sensing pressure

Packaged tea drink

Object lens device with high numerical aperture and optical pickup device adopting the same

Hybrid trace back apparatus and high-speed viterbi decoding system using the same

Bend support bracket for flexible polymeric tubing

Systems and methods for generating secure documents from scanned images

Method of preparing nanoparticle samples for characterization

Interactive imaging for cellular phones

Hybrid silicon-on-insulator waveguide devices

Recursive partitioning based placement for programmable logic devices using non-rectilinear device-cutlines

System for expanding a window of valid data

Offsetting device for mail stackers

System and method for selecting electronic documents from a physical document and for displaying said electronic documents over said physical document

Rod lens array and method of manufacturing the same