STRUCTURE AND METHOD FOR PRODUCING MASK-PROGRAMMED INTEGRATED CIRCUITS WHICH ARE PIN COMPATIBLE SUBSTITUTES FOR MEMORY-CONFIGURED LOGIC ARRAYS,申请号CA19902016755-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	STRUCTURE AND METHOD FOR PRODUCING MASK-PROGRAMMED INTEGRATED CIRCUITS WHICH ARE PIN COMPATIBLE SUBSTITUTES FOR MEMORY-CONFIGURED LOGIC ARRAYS
摘要
申请公布号	CA2016755(A1)	申请公布日期	1990.11.15
申请号	CA19902016755	申请日期	1990.05.14
申请人	XILINX, INC.	发明人	MAHONEY, JOHN E.
分类号	G01R31/317;G01R31/28;G01R31/3185;G06F11/22;G06F17/50;H01L21/82;H01L23/528;H01L27/118	主分类号	G01R31/317
代理机构		代理人
主权项
地址

您可能感兴趣的专利

DISPLAY CONTRAST

DEVICES HAVING TRANSITION METAL DICHALCOGENIDE LAYERS WITH DIFFERENT THICKNESSES AND METHODS OF MANUFACTURE

SHIELD WRAP FOR A HETEROSTRUCTURE FIELD EFFECT TRANSISTOR

SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME

ORGANIC LIGHT-EMITTING DISPLAY APPARATUS

ORGANIC LIGHT EMITTING DIODE DISPLAY

SEMICONDUCTOR MEMORY DEVICE

THREE-DIMENSIONAL MEMORY STRUCTURE HAVING A BACK GATE ELECTRODE

ESD DEVICE COMPATIBLE WITH BULK BIAS CAPABILITY

Three-Dimensional 3D-oP-Based Package

SEMICONDUCTOR PACKAGE STRUCTURE AND METHOD FOR FORMING THE SAME

BATTERY PROTECTION PACKAGE AND PROCESS OF MAKING THE SAME

MASK AND METAL WIRING OF A SEMICONDUCTOR DEVICE FORMED USING THE SAME

PACKAGE INTEGRATED SYNTHETIC JET DEVICE

HEAT DISSIPATION ASSEMBLY AND ELECTRONIC DEVICE

DIELECTRIC ISOLATED SiGe FIN ON BULK SUBSTRATE

Method for Producing a Number of Chip Assemblies and Method for Producing a Semiconductor Arrangement

METHODS FOR DEPOSITING DIELECTRIC BARRIER LAYERS AND ALUMINUM CONTAINING ETCH STOP LAYERS

ELECTROSTATIC CHUCK WITH THERMAL CHOKE