发明名称 PARUSUENKOODANOSHUTSURYOKUKAIRO
摘要 PURPOSE:To deliver plural pieces of forward and backward revolution information in a cycle of an output pulse with a simple constitution, by latching with two steps the output of a pulse encoder to form an address and then reading out the forward and backward revolution information from a storage means. CONSTITUTION:The waveform is shaped for output pulses PA and PB of a pulse encoder which have a shift of phases and the phase relation reversed between the forward and backward revolutions of a wheel. These output pulses are processed by a double-stage latch circuits 13 and 16 as well as 14 and 17. The addresses are formed with the outputs of these latch circuits, and an access is given to an ROM15. Therefore, for instance, the forward revolution information D1 of a high level is delivered in the case of an address excepting 1000 and synchronizes with a clock PC in response to 2-bit signals AD4, AD5, etc. which control the ROM15. Then plural pieces of forward revolution information are delivered up to 4 units, etc. in a cycle of the pulse PA. The same applies to the backward revolution information. In such a way, plural pieces of forward/backward revolution information are produced in a cycle of an output pulse of an encoder with a simple constitution of a reduced number of component parts. This improves the detecting resolution.
申请公布号 JPH0245804(B2) 申请公布日期 1990.10.11
申请号 JP19810208850 申请日期 1981.12.23
申请人 KOMATSU MFG CO LTD 发明人 TSURUTA KATSUJI;ABE RIICHI;TSUJIKADO SEIJI
分类号 G01D5/244;G01D5/245;G01D5/249;G01D5/36;G05B19/23 主分类号 G01D5/244
代理机构 代理人
主权项
地址