Programmable logic array circuit.

摘要

A programmable logic array circuit which has a decoder, a sense amplifier and a latching circuit. The decoder decodes an instruction code into an output signal after a first precharge timing. The latching circuit latches the output signal from the decoder immedeately before a second precharge timing. The gate circuit controls an output operation of the latching circuit in response to a prescribed timing signal.