摘要 |
The adder circuit according to the subject of the invention also has as its main part an addition fixed value circuit 2 - 3, and differs from the adder circuit according to P 3723064.6 in that in each case a sum AND circuit 9b is assigned for the additions with the number 0. <IMAGE>
|