发明名称 WAVEFORM EQUALIZER FOR DIGITAL SIGNAL
摘要 PURPOSE:To obtain a waveform equalizer which is adaptive up to a relatively high frequency range by staggering the leading-out method of signals from delay lines. CONSTITUTION:Delay lines 24-34 having a relatively large number of taps, multipliers 19-23, an adder 16, an amplitude limiter 17, an attenuator 18, and integrators 11-15 are provided. Tap outputs of the delay lines 24-34 are led out with proper time-lag between the arithmetic of output signals and the arithmetic of weight coefficients, so that the waveform equalizer is adapted up to the relatively high frequency range.
申请公布号 JPS59122013(A) 申请公布日期 1984.07.14
申请号 JP19820231363 申请日期 1982.12.27
申请人 MATSUSHITA DENKI SANGYO KK 发明人 SHIMADA TOSHIYUKI
分类号 H03H15/00;H03H21/00;H04B3/06 主分类号 H03H15/00
代理机构 代理人
主权项
地址