发明名称 INTERLAYER INSULATING FILM FOR MULTILAYER INTERCONNECTION
摘要 PURPOSE:To reduce voids and, at the same time, to realize a high reliability against short-circuit between metal wiring parts due to pinholes by a method wherein a phospho-silicate glass film 6 is formed on a lower layer and a silicon nitride film 7 is formed on an upper layer. CONSTITUTION:A phospho-silicate glass (PSG) film 6 is formed on a lower layer and a silicon nitride film 7 is formed on an upper layer. For example the PSG film 6 and the plasma nitride film 7 are installed between the lower-layer metal wiring part 3, which is formed on a silicon substrate 1 and a field oxide film 2, and an upper- layer metal wiring part 5; both these films constitute an interlayer insulating film. Through this constitution, the PSG film not only shows an electrically insulating effect, but also relaxes a stress which is exerted on the lower-layer metal wiring part. In addition, the plasma nitride film sufficiently covers the uneven lower-layer metal wiring part which cannot be covered with the PSG film. Accordingly, it is possible to realize a highly reliable device where the occurrence of voids inside the lower-layer metal wiring part can be prevented and the high reliability is maintained against short-circuit between the upper-layer and lower-layer wiring parts due to a pinhole inside the interlayer insulating film.
申请公布号 JPS63133651(A) 申请公布日期 1988.06.06
申请号 JP19860282434 申请日期 1986.11.26
申请人 MATSUSHITA ELECTRONICS CORP 发明人 TAKEDA SATOSHI
分类号 H01L21/31;H01L21/768;H01L23/522 主分类号 H01L21/31
代理机构 代理人
主权项
地址