发明名称 DELAY DETECTING CIRCUIT
摘要 PURPOSE:To attain ease of circuit integration processing a signal at a base band and adoption the direct conversion system to execute delay detection. CONSTITUTION:The oscillating frequency from a local oscillator 2 is selected to the central frequency of a modulating wave, its output is divided into two, and a phase difference of 90 deg. is given between the two local oscillation signals by a phase shift circuit 3. The input modulation signal is frequency-converted into the base band by mixers 31, 32 by using the two signals as local oscillation signals. Low pass filters 41, 42 are porvided so as to eliminate a disturbing signal. An output of the filters 41, 42 is inputted respectively to one terminal of multiplier circuits 61, 62 and also inputted to the other terminal of the opposite multiplier circuits 62, 61 via delay circuts 51, 52. After the outputs of the multiplier circuit 61, 62 are subtracted by a subtraction circuit 7, the result is binary-coded by a polarity deciding circuit 8 and becomes a detected output.
申请公布号 JPS59196656(A) 申请公布日期 1984.11.08
申请号 JP19830070480 申请日期 1983.04.21
申请人 NIPPON DENKI KK 发明人 AKAIWA YOSHIHIKO
分类号 H04L27/227;H04L27/18;H04L27/233 主分类号 H04L27/227
代理机构 代理人
主权项
地址
您可能感兴趣的专利