| 摘要 |
PURPOSE:To prevent the address contention in a storage device by providing an adder detecting the singularity of the address and a circuit detecting that all addresses are brought into the non-selective state. CONSTITUTION:A singularity check circuit 1 checks it that only 1-bit among 4 bits of address bus lines A0-A3 inputted in a memory 3 is selected and no address contention exists (singularity) and generates a singularity check result signal ADWR. If address contention takes place due to an error of any line of address bus lines, the level of the ADER signal is brought into logical 1 and the absence of the singularity of address selection is sent to a CPU 2. The CPU 2 receives it and informs the fault of the address bus line externally.
|
