发明名称 MANUFACTURE OF COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PURPOSE:To prevent generation of frame breaking layer of elements other than MESFET by deposition a gate metal after forming a protection film to the element which does not require gate metals such as resistor, capacitor, etc. CONSTITUTION:A channel layer 3 for MESFET and channel layer 3' for resistance are formed by ion implantation method to a semi-insulated GaAs substrate 1 with a photo resist 2 uses as the mask. A protection film 8 SiO2 is deposited to the entire part of wafer, it is then annealed for activation of dopant and SiO2 is not removed and is left to the area other than MESFET. Thereafter, a gate metal 4 is deposited and unwanted gate metal is removed by dry etching. The ion implantation is then carried out with the photo resist 2 and gate electrode 4 used as the mask as in the case of existing device. Thereby, a source drain region including a large amount of dopant can be formed and a source drain electrode 6 can also be formed.
申请公布号 JPS6195569(A) 申请公布日期 1986.05.14
申请号 JP19840216138 申请日期 1984.10.17
申请人 HITACHI LTD 发明人 SHIGETA JUNJI;MIYAZAKI MASARU
分类号 H01L27/095;H01L21/822;H01L27/04;H01L29/80 主分类号 H01L27/095
代理机构 代理人
主权项
地址
您可能感兴趣的专利