发明名称 COMPLEMENTARY MOS TRANSISTOR CIRCUIT
摘要 PURPOSE:To obtain an oscillation amplifier oscillated and amplified normally to a minute amplitude signal while suppressing a through-current by connecting plural stages of inverters in series and connecting a large capacitance load to the intermediate point of a feedback resistor to the inverter connection. CONSTITUTION:Transistors (TR) Q4, Q9, Q5 and Q10 of transfer gate type acting like feedback resistors are arranged in series between an input point (a) of the 1st stage inverter 11 and an output point (b) of the 3rd stage inverter 13. The feedback resistor is divided into two, a large capacitance load C2 is connected to the midpoint (g) to form a delay circuit. Thus, a proper delay time is applied to a large amplitude waveform at the point (b) to a degree giving an effect onto the input section of the point (a). Thus, the effect of the output section onto the input is prevented by providing a delay means having a large time constant to an input signal frequency to a feed back section.
申请公布号 JPS6150408(A) 申请公布日期 1986.03.12
申请号 JP19840172909 申请日期 1984.08.20
申请人 SANYO ELECTRIC CO LTD 发明人 TANAHASHI KAZUTO;MURAWAKI KENICHI
分类号 H03F1/34;H03F3/34;H03F3/343;H03F3/347 主分类号 H03F1/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利