发明名称 SEMICONDUCTOR DEVICE
摘要 PURPOSE:To contrive the improvement in gate withstand voltage by a method wherein a damage layer formed by ion implantation is provided in the neighborhood of a gate electrode. CONSTITUTION:After a GaAs layer 22 not doped with impurities is grown on a semi-insulation GaAs substrate 21, an Al0.3Ga0.7As layer 23 is grown. A metal serving as the gate electrode 28 is deposited on this epitaxial layer, and then an impurity region 24 is formed by ion implantation by using this electrode 28 as a mask. Next, a source electrode region 25 and a drain electrode region 26 are formed in continuity to the region 24, and further electrode metals 29 and 30 are formed, resulting in the production of an FET. The damage layer 41 is formed in the neighborhood of the electrode 28 by implanting protons with the electrode 28 as a mask. The self-alignment type FET thus formed can alleviate a field concentration in the neighborhood of the electrode 28 end by providing the layer 41, resulting in the improvement in gate withstand voltage.
申请公布号 JPS60149170(A) 申请公布日期 1985.08.06
申请号 JP19840004804 申请日期 1984.01.17
申请人 HITACHI SEISAKUSHO KK 发明人 SHIRAKI YASUHIRO;KATAYAMA YOSHIFUMI;MURAYAMA YOSHIMASA;USAGAWA TOSHIYUKI;MARUYAMA EIICHI
分类号 H01L29/812;H01L21/265;H01L21/324;H01L21/338;H01L29/778;H01L29/80 主分类号 H01L29/812
代理机构 代理人
主权项
地址
您可能感兴趣的专利