发明名称 CATHODE-RAY TUBE TERMINAL INTERFACE CIRCUIT
摘要 PURPOSE:To remove transmitting interruption to an upper processor and to reduce receiving interruption by providing a CRT terminal interface circuit with a CRT character information accumulating area and a receiving data accumulating area for one packet. CONSTITUTION:Ket input data from a terminal 300 are inputted to an interface circuit 100 through a serial transmission port 150. A received character is registered in an FIFO register constituting a receiving buffer 140. If the FIFO register 140 is filled with data, receiving interruption from the terminal 300 is inhibited and data are transmitted to the upper processor 200. The upper processor 200 writes the data in a picture element RAM 120A and a screen property RAM 120B. The interface circuit 100 scans the contents of the RAMs 120A, 120B at a fixed time frequency and transmits the scanned data to a CRT300C of the terminal 300 through a serial transmission port 150.
申请公布号 JPS59170925(A) 申请公布日期 1984.09.27
申请号 JP19830045053 申请日期 1983.03.17
申请人 MEIDENSHA KK 发明人 MURAKAMI MASAKI
分类号 G06F13/14;G06F3/00;G06F3/153;G06F9/06;G06F15/00 主分类号 G06F13/14
代理机构 代理人
主权项
地址