发明名称 DATA SLICING CIRCUIT
摘要 PURPOSE:To suppress the noises of the slice voltage and to decrease the errors of the reproduction data by transmitting both clock run-in and framing code signals through an integration circuit and using the mean voltage to the slice voltage of a character data signal. CONSTITUTION:The pedestal level of a television composite video signal D supplied to an input terminal 16 is clamped by a clamp pulse F supplied from an input terminal 17 through a clamping circuit 25. The output of the circuit 25 is supplied to a voltage comparator 27 via an amplifier 26, to an integrator 29 and a level shifting circuit 30 via an analog gate 28 and to the integrator 29 through an analog gate 31 respectively. Then the last voltage of a mean value detecting gate pulse period is held at the integrator 29. The value of the held voltage is supplied to the comparator 27, and the waveform of an amplifier 26 is sliced. Then a character data signal which is shaped and sliced by a pulse waveform shaping circuit 32 is delivered through an output terminal 19.
申请公布号 JPS59141886(A) 申请公布日期 1984.08.14
申请号 JP19830016473 申请日期 1983.02.02
申请人 MATSUSHITA DENKI SANGYO KK 发明人 YAMASHITA AKIRA;NOZOE TOSHIROU;YAMADA SHIGERU
分类号 H04N7/025;H04N7/03;H04N7/035;H04N7/083;H04N7/087;H04N7/088 主分类号 H04N7/025
代理机构 代理人
主权项
地址