发明名称
摘要 PURPOSE:To simplify a circuit and also to perform arithmetic of an original signal easily without an error by inputting charge equivalent to a difference voltage between both electrodes, by generating transfer pulses one more than elements and by driving a charge transfer element. CONSTITUTION:A gate pulse is applied to input diode 47 and a DC voltage is applied to 1st gate electrode 46 to apply 2nd gate electrode 45 with an original signal, obtained from an input circuit, by way of delay circuit 19 and signal processing circuit 20. Transfrer pulses residing in one period of a 1st transfer pulse one more than elements S1-SN, and D1-DN for a horizontal read and transfer channels are used to drive a charge transfer element. Therefore, a 1H delay signal which is same in polarity with the original signal, delayed by one H, and in phase can be extracted from terminal 44.
申请公布号 JPS5854550(B2) 申请公布日期 1983.12.05
申请号 JP19790027790 申请日期 1979.03.09
申请人 NIPPON ELECTRIC CO 发明人 INOE HIDEHIKO;MORISHITA MASANOBU
分类号 H04N9/07 主分类号 H04N9/07
代理机构 代理人
主权项
地址