发明名称 Topography for integrated circuit pattern recognition array
摘要 An integrated circuit for sequentially receiving a plurality of binary interval numbers, each representing the width of a time interval occurring during optical scanning of a bar coded label, includes first, second, third and fourth sequentially located edges forming a rectangle. The integrated circuit includes input logic circuitry for receiving and temporarily storing the binary interval numbers and a plurality of adders and shift registers for adding predetermined ones of the stored binary interval numbers and storing the resulting sums. The integrated circuit includes a plurality of comparators for comparing predetermined ones of the sums and stored sums to produce a plurality of intermediate signals. Encoding circuitry encodes predetermined ones of the intermediate logic signals to produce a digital character number representing a character scanned on the bar coded label and also includes output circuitry. The input logic circuitry is located adjacent to the first edge, and the plurality of comparator circuits are located generally along the third edge. The shift register and adder circuitry is generally located between the input logic circuitry and the plurality of comparator circuits. The encoder circuitry is located generally adjacent the fourth edge of the chip. The output circuitry is generally located adjacent the third edge.
申请公布号 US4287507(A) 申请公布日期 1981.09.01
申请号 US19790043929 申请日期 1979.05.30
申请人 NCR CORPORATION 发明人 JANES, MICHAEL M.;ORGILL, RODNEY H.
分类号 G06K7/14;H01L27/02;(IPC1-7):G06K7/14 主分类号 G06K7/14
代理机构 代理人
主权项
地址