发明名称 SELF-CLOCKED PULSE SIGNAL DECODERS
摘要 In dynamic modulation (D.M.) of non-return-to-zero pulse signals, the only condition under which the D.M. signal would remain in the same state, either 1 or 0, for two consecutive pulse intervals is when the NRZ signal includes the sequence 101. Two sampling signals at the proper clock repetition rate are generated from the D.M. signal by the decoder and are successively used to sample the D.M. signal and to sample the signal resulting from the first sampling. Information of the state of the D.M. signal at the time of the first sampling is retained to be compared with the state of the D.M. signal at a later time, and the state of one of the compared signals is separately compared with the state of a signal between the first-compared signals. If the wrong clock pulses midway between the correct clock pulses are used in making the comparisons, a correction signal will be generated in the last half of the second consecutive pulse interval in which the D.M. signal remains in the same state. This correction signal is used to adjust the clock pulse selector to select the correct pulses.
申请公布号 CA1037608(A) 申请公布日期 1978.08.29
申请号 CA19740216225 申请日期 1974.12.17
申请人 SONY CORPORATION 发明人 TSUCHIYA, YOSHIKAZU;SONODA, TAKENORI;TAKAYAMA, JUN
分类号 H03M5/14;G11B20/10;G11B20/14;H04L7/027;H04L25/49 主分类号 H03M5/14
代理机构 代理人
主权项
地址