| 摘要 |
A refreshing apparatus for an MOS dynamic RAM which permits a 128 line x 128 line memory to be refreshed in 64 cycles. The row decoders operate with one less address bit during the refreshing cycle, thereby permitting the simultaneous selection of two row lines. The memory includes two rows of column amplifiers to facilitate the refreshing of cells coupled to two selected row lines.
|
