发明名称 IMAGE PROCESSING INTEGRATED CIRCUIT, IMAGE COMMUNICATION DEVICE AND METHOD OF IMAGE COMMUNICATION
摘要 PROBLEM TO BE SOLVED: To make power consumption lower and scale of circuit smaller. SOLUTION: An image processing integrated circuit 100 of following configuration is installed in an image processing device. In the circuit 100, an encoded image signal is decoded at an image codec section 101, the decoded image signal is converted to a display format at an image plotting section 102, graphic information is converted into a display format at a graphic plotting section 104, the image signal from the image plotting section 102 and the graphic signal from the graphic plotting section 104 are synthesized at an image synthesis section 103. The image codec section 101 and the image plotting section 102 make a combination and the graphic plotting section 104 and the image synthesis section 103 make another combination and each combination is connected or disconnected to a power source 121 and a clock generator 122 in a switch section 120.
申请公布号 JP2001306196(A) 申请公布日期 2001.11.02
申请号 JP20000126507 申请日期 2000.04.26
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KAYATA TADASHI;MACHIDA YUTAKA;NAMETAKE TAKESHI
分类号 G06F1/32;G06T1/20;G09G5/00;G09G5/377;G09G5/397;G09G5/399;H04M1/00;H04N7/14;H04N7/18;H04N7/24;H04N19/00;H04N19/27;H04N19/44;H04N21/442 主分类号 G06F1/32
代理机构 代理人
主权项
地址