发明名称 Real time digital signal processor idle indicator.
摘要 <p>Instructions in the processor idle loop are used to measure the percentage of time the processor (12) is at idle. The processor idle loop instructions control the processor (12) to alternate a processor data output(P1) between output states. The processor data output (P1) thus alternates between states whenever the processor (12) is idle, and remains in the same sta e when the processor (12) is performing useful tasks. A frequency counter (16) or other indicating device responsive to the rate of processor data output (P1) state change directly indicates the amount of time the processor (12) is idle relative to the total amount of processing time. Since the change of state, not the state itself, of the data output (P1) is detected, it does not matter what state the data output is left in when the processor (12) is interrupted from performing the idle loop instructions.</p>
申请公布号 EP0320329(A2) 申请公布日期 1989.06.14
申请号 EP19880402945 申请日期 1988.11.24
申请人 NORTHERN TELECOM LIMITED 发明人 VEA, MATTHEW, J.J.
分类号 G06F11/34 主分类号 G06F11/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利